








Z8V Serials SKL ULT SYSTEM BLOCK DIAGRAM

BOM

IV@ : iGPU
 EV@ : Optimus
 KBL@ : Keyboard backlight
 TPM@ : TPM
 GS@ : G-SENSOR
 TDI@ : TOUCH PAD I2C
 TSU@ : TOUCH SCREEN USB
 TSI@ : TOUCH SCREEN I2C
 GT3@ : GT3 CPU
 NAC@ : Non IOAC
 IOAC@ : For IOAC




BQ24780RUYR Battery Charger P30	G5316RZ1D +1.2VSUS P34	Thermal Protection Discharger P38
RT6575AGQ +3V/+5V P31	MDV1528Q +5V_SS/+3V_SS/+3V/+5V P31	UP1658RQKF +VGPU CORE P39
RT8237CZQW +1V_SS P32	ISL95859HRTZ-T +VCORE/VCCSA/VCCGT P35	RT8068AZQW +1.05V_GFX/+3V_GFX +1.5V_GFX P40
NB681GD-Z +VCCOPC/+VCCOPROP33		





,XDP_TCK1,XDP_TMS
don't need pull up or pull down

XDP_TCK0 R558 Stuff





Change Data and DQS to interleave.

SKL ULT (DDR4)





Stuff Q54 for both UMA and GPU in DDR_VTT_CNTL


SKL ULT (DDR4)







DRAM COMP






 Quanta Computer Inc. PROJECT : ZRW		
Size	Document Number	Rev
	Skylake 6/7 (PEG/DMI/FDI)	1A
Date	Monday, February 22, 2016	Sheet 4 of 46







Note: Change Y4 to 38.4 MHz(ESR 30 ohm) for Cannonlake U




1. AHL03003057 DBV CR2032
2. AHL03003003 VDE CR2032



 Quanta Computer Inc. PROJECT : ZRW			
Size	Document Number	Rev	
	Skylake 5 (SATA/HDA/SPI)	1A	
Date:	Monday, February 22, 2016	Sheet	7 of 46




Board ID




	Low	High		Low	High
BOARD_ID0	VRAM X32 (R506)	VRAM X16 (R507)	BOARD_ID5	For 14" (R495)	For 15" / 17" (R501)
BOARD_ID1	Non IOAC (R504)	IOAC (R505)	BOARD_ID6	Reserved (Default)	Reserved
BOARD_ID2	Non G-sensor (R521)	G-sensor (R522)	BOARD_ID7	Reserved (Default)	Reserved
BOARD_ID3	No TPM (R498)	TPM (R499)			
BOARD_ID4	No-Touch panel	Touch panel (R500)			


PLTRST# Buffer





Power Sequence




SYSPWOK




VCCST_PWRGD CRB is via +1.05V PG




12/28 Delete U14/R245/C372 & Change "MAINON_R" to "MAINON"




Quanta Computer Inc.
PROJECT : ZRW



 Quanta Computer Inc. PROJECT : ZRW		
Size	Document Number	Rev
	Skylake PCH-LP 15/19 (POWER)	1A
Date:	Monday, February 22, 2016	Sheet 9 of 46


Skylake ULT (GND)






Quanta Computer Inc.

PROJECT : ZRW


Size	Document Number	Rev
	Skylake 10/17/18 (GND)	1A
Date:	Monday, February 22, 2016	Sheet 10 of 46










Place these Caps near So-Dimm0.


1uF/10uF 4pcs on each side of connector




VREF DQ1 M1 Solution












3V_MAIN_PWGD




2/16 Reserve R1539 for DGPU_PWROK doesn't have any sequence requirement



Reserve




BG627000039 -> HHE(1st)
BG627000035 -> TXC(2nd)



PLACE CLOSE TO GPU

PLACE CLOSE TO BALLS



Quanta Computer Inc.

PROJECT : Z8V



Size	Document Number	Rev
	N16S-GT - 3/5 (Display)	1A
Date:	Monday, February 22, 2016	Sheet 15 of 45

Resistor P/N
 4.99K → CS24992FB26
 10K → CS31002FB26
 15K → CS31502FB24
 20K → CS32002FB29
 24.9K → CS32492FB16
 30.1K → CS33012FB18
 34.8K → CS3482FB22
 45.3K → CS34532FB18 GM
 49.9K → CS34992FB10 GT








U1030E
 N15P-GT

[MIOA]

[MIOB]



Reserve PU/PD for Debug



	PU +3V_MAIN	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

Mutil-level mode strapping:

For N16S-GT1-KB-A2 :

R490=40.2K PD

1.ROM_SCLK = 4.99K PU

2.ROM_SO = 4.99K PU (N16S-GTR = 4.99KPD)

3.ROM_SI = Memory strap setting

4.STRAP0 = 49.9K PU

5.Strap4~1 = Reserve Pull up and Pull down

	N16S-GT1-KB-A2	N16S-GTR
ROM_SO	R93 PU 4.99K	R92 PD 4.99K
ROM_SI	As below configuration table	

N16S-GT1-KB-A2 VRAM Configuration Table:


	ROM_SI	DESCRIPTION	Vendor	Vendor P/N	STN P/N	ROM_SI
4GbX2 (1GB)	0011 (0x3) 0110 (0x6)	GDDR5 128MbX32,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
4GbX4 (2GB)	0011 (0x3) 0110 (0x6)	GDDR5 256MbX16,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
8GbX2 (2GB)	0000 (0x0) 0001 (0x1)	GDDR5 256MbX32,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60:A--A die	AKG5QGDTS02 AKG5LGUTL04	4.99K Pull up 10K Pull up
8GbX4 (4GB)	0000 (0x0) 0001 (0x1)	GDDR5 512MbX16,2500MHz GDDR5 512MbX16,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60:A--A die	AKG5QGDTS02 AKG5LGUTL04	4.99K Pull up 10K Pull up


N16S-GTR VRAM Configuration Table:

	ROM_SI	DESCRIPTION	Vendor	Vendor P/N	STN P/N	ROM_SI
4GbX2 (1GB)	0011 (0x3) 0110 (0x6)	GDDR5 128MbX32,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
4GbX4 (2GB)	0011 (0x3) 0110 (0x6)	GDDR5 256MbX16,2500MHz	SAMSUNG HYNIX	K4G41325FC-HC03 --C die H5GC4H24AJR-T2C --A die	AKG5PGDT505 AKG5PWUTW21	20K Pull down 34.8K Pull down
8GbX2 (2GB)	0000 (0x0) 0001 (0x1)	GDDR5 256MbX32,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60:A--A die	AKG5QGDTS02 AKG5LGUTL04	4.99K Pull down 10K Pull down
8GbX4 (4GB)	0000 (0x0) 0001 (0x1)	GDDR5 512MbX16,2500MHz	SAMSUNG MICRON	K4G80325FB-HC03 --B die MT51J256M32HF-60:A--A die	AKG5QGDTS02 AKG5LGUTL04	4.99K Pull down 10K Pull down

N16S-GT1-KB-A2 (GB4b-128)


	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep footprint to PU to 3V3_AON and PD to GND [Stiff 49.9K PU]			
STRAP1	Keep footprint to PU to 3V3_AON and PD to GND [Do Not Stiff]			
STRAP2				
STRAP3				
STRAP4				







DP TO VGA

Power



CPU



VGA



Note:

- 1- C1,C3,C4,C5,C11,C16, C21 should be placed close to chip
- 2- C5 should be X5R material
- 3- R6, R7, R8 should be 75 ohm with +/-1%
- 4- Suggest to connect Pin 29 and Pin 30 to PCH SMBUS for debug purpose.
- 5- This configuration is for internal ROM mode and using embedded LDO mode.



(2,4,6,7,8,9,11,12,13,15,20,21,22,23,24,25,26,27,28,30,31,32,33,34,37,38,39) +3V
(20,21,23,24,26,30,37) +5V

HDMI

<HDM>

OE_N	DDC_EN	HPD_SINK	Source output	PTN3366 power mode
LOW	HIGH	HIGH	source active	Active mode; DDC active
LOW	LOW	LOW	don't care	Standby mode
HIGH	LOW	don't care	don't care	Ultra low-power mode

21



Inputs		Equalization for 3 Gbit/s
EQ1		
short to GND	short to GND	0 dB
short to GND	short to V _{DD}	2 dB
short to V _{DD}	short to GND	4 dB
short to V _{DD}	short to V _{DD}	6 dB

From PCH

(2) HDMI_DDCDATA_SW
(2) HDMI_DDCCLK_SW

(2) INT_HDMITX0P
(2) INT_HDMITX0N
(2) INT_HDMITX1P
(2) INT_HDMITX1N
(2) INT_HDMITX2P
(2) INT_HDMITX2N
(2) INT_HDMICLK+
(2) INT_HDMICLK-

INT_HDMITX0P
INT_HDMITX0N
INT_HDMITX1P
INT_HDMITX1N
INT_HDMITX2P
INT_HDMITX2N
INT_HDMICLK+
INT_HDMICLK-

C397 0.1u/16V_4
C398 0.1u/16V_4
C399 0.1u/16V_4
C384 0.1u/16V_4
C376 0.1u/16V_4
C373 0.1u/16V_4
C371 0.1u/16V_4
C370 0.1u/16V_4

INT_HDMITX0P C R
INT_HDMITX0N C R
INT_HDMITX1P C R
INT_HDMITX1N C R
INT_HDMITX2P C R
INT_HDMITX2N C R
INT_HDMICLK+ C R
INT_HDMICLK- C R

IN_D1-
IN_D1+
IN_D2-
IN_D2+
IN_D3-
IN_D3+
IN_D4-
IN_D4+

OUT_D1-
OUT_D1+
OUT_D2-
OUT_D2+
OUT_D3-
OUT_D3+
OUT_D4-
OUT_D4+



INT_HDMITX0P C
INT_HDMITX0N C
INT_HDMITX1P C
INT_HDMITX1N C
INT_HDMITX2P C
INT_HDMITX2N C
INT_HDMICLK+ C
INT_HDMICLK- C

INT_HDMITX0P C
INT_HDMITX0N C
INT_HDMITX1P C
INT_HDMITX1N C
INT_HDMITX2P C
INT_HDMITX2N C
INT_HDMICLK+ C
INT_HDMICLK- C

HDMI-detect


S5 input high

S0




DDS AL002331000

HDMI connector






EMI




Power trace tracking

(2,4,6,7,8,9,11,12,13,15,19,20,22,23,24,25,26,27,28,30,31,32,33,34,37,38,39)
(19,20,23,24,26,30,37)







Leakage circuit (MPC)




Transformer




RJ45 Connector




Codec(ADO)




DC-DET circuit(ADO)



D-Mic (MIC)




Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)




Codec PWR 5V(ADO)




Mute(ADO)



Internal Speaker




Codec PWR 1.5V(ADO)





20120921 change Cn10 Pin define following Z09.




24





WWW.AITECH1.RU

USB Charger to 3.0 (UBC)



	CTL1	CTL2	CTL3	ILIM_SEL
SDP	1	1	1	0
CDP	1	1	1	1
DCP	0	1	1	X

ILIM_LO is optional and the ILIM_LO pin may be left unconnected if the following conditions are met:



1. ILIM_SEL is always set high
 2. Load Detection - Port Power Management is not used
 3. Mouse / Keyboard wake function is not used
- If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use ILIM_LO < 80.6 kΩ.

The following equation programs the typical current limit:


(1)
 ILIM_XX corresponds to either RILIM_HI or RILIM_LO as appropriate.

$$I_{OS_typ}(mA) = 50,250 / \{RILIM_XX(K\Omega) + 0.1\}$$


USB 3.0 Connector (UB3)




USB2.0 DB (UB2)




Card Reader (CRD)





Double Check ADP-In Type






Power auto recovery







+VCCOPC Power only for 2+3e CPU


+VCCOPC
TDC : 4.5A
PEAK : 6A
Width : 200mil




Mode	VR Rail
0 ohm	VCCIO
Floating	PRIMCORE
100K	EDRAM/EOPIO
150K	Other

	LP#	C1	C0	Vo
VCCEDRAM	0	X	X	0V
	1	0	0	0.8V(MSM
	1	0	1	0.95V
	1	1	0	1.0V
	1	1	1	1.05V







+2.5VSUS Power Rail For DDR4



10/26 Reserve +2.5V for DDR4 VDDSPD






Check PU high with HW




GT3:PR19 CS41003F932 100K

R_AC_LL : 2.1mV/A



VCCSA



VCCSA

Icc TDC PL2 : 5A

Icc Max : 5A

OCP : 6A

Fsw : 800KHz

VCCSA L/L :

R_DC_LL : 10.3mV/A

R_AC_LL : 10.3mV/A



Quanta Computer Inc.

PROJECT : ZRW

Size	Document Number	Rev
	VCCSA (ISL95808HRZ-T)	1A

Date: Monday, February 22, 2016 Sheet 36 of 46





```
+VGPU_CORE
Continue current:26.5A
Peak current:53A
OCP:72A
FSW:300KHz
L/L=0mV/A
```




$$V_o = 0.8 \cdot (R_1 + R_2) / R_2 = 1.35V$$

VGA power up sequence




N15x Power on sequence
 Notes: -All 3.3V includes all rails powered at 3.3V
 -PEX_VDD 1.05V includes all rails that are shared

VGA Reset




PEX_RST timing





Battery Mode

Non Deep Sx





Skylake U Non-Deep Sx Platform Power on sequence





Skylake U

EC
IT8987CX